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Abstract
This paper investigates the realization of a ﬁve-level Flying Capacitor Inverter. After a brief description of general Power
Electronic Converters and an introduction to the advantages of Multilevel Inverters over conventional two-level Inverters
the main focus is on the ﬁve-level Flying Capacitor Inverter. The Flying Capacitor Multilevel Inverter (FCMI) is a
Multilevel Inverter (MI) where the capacitor voltage can be balanced using only a control strategy for any number of
levels. After a general description of ﬁve-level FCMI topology, the simulation and experimental results are presented.
The capacitor voltage is stabilized here with various output voltage amplitude values. The simulation and experimental
results of ﬁve-level FCMI show that the voltage is stabilized on capacitors using the control strategy. A single-phase
ﬁve-level FCMI model is currently being developed and constructed in the laboratory. Some of the experimental results
are available.
Keywords: multilevel inverters, control strategy, IGBT, DCMI, FCMI, active power ﬁlters, uniﬁed power ﬂow controller.
1 Introduction
Since the 1990s switching devices such as GTO
thyristors and IGBT transistors have been widely
used in Power Electronic Converters. These Con-
verters are currently classiﬁed into:
a) Rectiﬁers — Converters that convert an input
alternating voltage and current into output di-
rect voltage and current;
b) Inverters — Converters that convert input di-
rect voltage and current into output alternating
voltage and current;
c) DC voltage Converters (Choppers) — Convert-
ers that convert input direct voltage and cur-
rent of one value into output direct voltage and
current of other values;
d) AC Converters — Converters that convert in-
put energy with one parameters (alternating
voltage, current, number of phases, frequency)
into alternating output energy with other pa-
rameters.
This paper investigates the realization of a Mul-
tilevel Inverter (MI) that belongs to category (b) —
Inverters.
The conventional single-phase Inverter generates
ordinary rectangular voltage on its output. Power
Electronic switchers are switched to two input volt-
ages — positive and negative. This type of Inverter is
called a two-level Inverter. Electronic Switchers are
stressed by full input DC voltage in this case. The
Electronic Switcher voltage stress can be reduced us-
ing a series connection or a Multilevel Inverter.
Conventional Inverters are used in low-voltage
electrical equipment up to 1 kV.
For medium and high voltage equipment over
1 kV, a series connection of GTO/IGBT or a Multi-
level Inverter is applied. The three-level Inverter is
the Multilevel Inverter with the smallest number of
levels. The advantages of three-level Inverter topol-
ogy over conventional two-level topology are:
• The voltage across the switches is only one half
of the DC source voltage;
• The switching frequency can be reduced for the
same switching losses;
• The higher output current harmonics are re-
duced by the same switching frequency.
Multilevel Inverters ﬁnd applications in new ar-
eas of medium- and high- voltage applications,
e.g. frequency Inverters for high voltage adjustable
speed drives, Inverters for high- voltage compen-
sators, high- voltage Uniﬁed Power Flow Controllers
(UPFC), and high- voltage Active Power ﬁlters, etc.
Voltage sources of the next levels can be realized
as separated sources or as voltage capacitor dividers.
Separated sources require further Power Hardware.
The chief problem in Multilevel Inverters with capac-
itor dividers is the proper control strategy for voltage
stabilization without additional Power Hardware.
The most popular types of MI are Diode Clamped
Multilevel Inverters (DCMI) and Flying Capacitor
Multilevel Inverters (FCMI). For a three-level topol-
ogy, only both types of MI can be designed without
any separated voltage sources or auxiliary Power cir-
cuits. Papers [6] and [7] compare these two types of
Multilevel Inverters from various points of view. The
comparison was realized for the same output Pow-
ers. The mathematical models for both types of In-
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verters were investigated in the Simulink program.
This comparison showed that three-level DCMI re-
quires the total capacity of all capacitors to be at
least two times lower than three-level FCMI in or-
der to achieve the same capacitor voltage swinging.
Hence the DCMI solution is considered more eﬀective
for three-level MI.
However, for a higher number of levels than 3 in
DCMI, the capacitor voltage cannot be balanced us-
ing only the control strategy. Additional circuits or
independent sources are required. For example, pa-
per [3] describes the stabilization of capacitor volt-
age in ﬁve-level DCMI using the advanced strategy
together with auxiliary circuits. On the contrary the
voltage can be stabilized using only the control strat-
egy in FCMI for all levels.
Multilevel Inverters with more than three levels
are mainly used in high-voltage applications for the
voltage greater than 10 kV.
The purpose of this paper is to present the re-
sults of a theoretical study and the practical realiza-
tion of a ﬁve-level FCMI. After a brief description of
ﬁve-level FCMI topology, we present the simulation
and experimental results. The simulation and ex-
perimental results of ﬁve-level FCMI are carried out
on a model, supplied with 200 V DC source. Both
of these results show that a ﬁve-level output voltage
is generated and the capacitor voltage is stabilized
using only the control strategy. Five-level FCMI is
investigated here because only this strategy is able to
balance the capacitor voltage using only the control
strategy.
2 Five-level ﬂying capacitor
topology simulation
2.1 Description of ﬁve-level FCMI
topology
Generally, FCMI with N levels needs N−2 ﬂying
capacitors for each phase. The scheme of a three-
phase ﬁve-level Flying Capacitor Inverter is shown in
Fig. 1. This Figure shows (5 − 2) × 3 = 9 capaci-
tors. The lower levels on phase outputs A, B, C are
achieved as the diﬀerence between supply voltage Udc
and capacitor voltages Uc1,2,3.
The idea of the control strategy can be explained
using Fig. 2. This Figure shows the possible switch-
ing states for one phase of ﬁve-level FCMI. The volt-
age levels are signed (−1), (−0.5), (0), (0.5), (1)
and these numbers represent the relation between the
voltage levels and the DC supply voltage + = (1)
and − = (−1). Each level can be obtained by one
or more switching states. The number of possible
Fig. 1: Scheme of the three-phase ﬁve-level Flying Ca-
pacitor Inverter
Fig. 2: Switching states in the ﬁve-level FCMI
states is represented by the number of circles in the
corresponding level. The upper number in the cir-
cle is the switching state number. The lower three
signs represent the voltage behaviour on the corre-
sponding capacitors: increasing (+), decreasing (−),
or unchanging (0). The rectangles on the bottom
show the output voltage value in relative units that
correspond to each column of the states. This be-
haviour is correct for positive output current polarity.
The bidirectional bonds show the possible state tran-
sitions between levels that fulﬁl the condition that
only one couple of IGBTs can switch in one moment
(one of them ON, the other one OFF). The ﬁve-level
Inverter allows sixteen possible states.
All four upper switches (Fig. 1) are ON in state
16; consequently, the output voltage is +1, equal to
one half of the DC voltage source Uout = Udc/2.
At states 12, 13, 14, 15, the output voltage is the
diﬀerence between one half of the DC voltage source
and any capacitor voltages with the resulting out-
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put voltage 0.5. Diﬀerent capacitors are connected
for speciﬁc states. In these states, the three upper
switches are one lower switch ON and the others are
OFF. Which actual switchers are ON and OFF de-
pends on actual switching state.
In states 6, 7, 8, 9, 10, 11, the output voltage is
the diﬀerence between the half DC voltage source and
any capacitor voltages. The resulting output voltage
is 0. In these states, two upper switches are and two
lower switches are ON. Similarly as in the previous
states, the speciﬁc switchers which are ON and OFF
depends on concrete switching state.
In states 2, 3, 4, 5, one upper switch and three
lower switches are ON, and all the rest are OFF. The
output voltage is the diﬀerence between one half of
the DC voltage source and any capacitor voltages.
The result is −0.5.
In the state 1, all four lower switches (Fig. 1) are
ON; consequently, the output voltage is −1, equal to
one half of the DC voltage source Uout = Udc/2.
In state 1, the four lower switches are ON, and the
four upper switches are OFF. The output voltage is
equal to the negative DC voltage source Uout = −1.
The transition of the switching states to the next
state is implemented to ensure the capacitor voltage
balance. This is determined by the polarities of all
three capacitor voltages and also the output current
polarity. The switching state in the ﬁve-level FCMI
in Fig. 2 is shown only for positive output current
polarity. The full matrix of switching states transi-
tion, including all capacitor voltages and the current
polarity would require a large table, and cannot be
published in this paper.
All the ﬂying capacitor values in each phase are
accepted the same C1 = C2 = C3 = C. The dividing
capacitor voltages are deﬁned in the following equa-
tions: (1) deﬁnes the voltage on capacitor C1, (2) de-
ﬁnes the voltage on capacitor C2 and (3) deﬁnes the














The behavior of this Inverter was simulated for a
passive load using MATLAB Simulink only for one
phase. The connection of a three-phase passive load
is depicted in Fig. 3. The passive load in this picture
is represented by series connection of resistance R
and reactance ωL in each phase in star connection.
The output voltage phasors UoutA, UoutB, UoutC can
represent line-to-zero voltages to zero point of source
OS or zero point of load OL. The real model was re-
alized only for one phase, and therefore the phasors
represent line-to-zero point of source voltages. They
are shifted at an angle of —
2
3
× π from each other.
The direction of the output current is shown in Fig. 3
only for phase A.
Fig. 3: Scheme of a three-phase equivalent inverter with
a passive load
The voltage equation for a one-phase model can
be written according to the second Kirhgoﬀ law (see
Equation (4)).
UˆoutA = IˆoutA × (RA + jω × LA) (4)
This connection allows us to change the load type
from pure resistive to pure inductive by changing the
values of resistance RA or LA. If inductance LA ≈ 0
and the resistance has any deﬁnite value, the load is
pure resistive and the output current is in the phase
with the output voltage and has the same shape as
the voltage. If the inductance has a deﬁnite value
and the resistance is close to zero, the load is purely
inductive and the ﬁrst harmonic of the current is 90◦
delayed to the ﬁrst harmonic of the voltage. If the
reactance is equal to the resistance, then the ﬁrst
harmonic of the current is 45◦ delayed to the ﬁrst
harmonic of the voltage.
2.3 Simulation strategy
The input parameters of the ﬁve-level FCMI for the
Simulink program are given in Table 1. The Inverter
is supplied from a 200 V DC source, the ﬂying ca-
pacitor values of CA1, CA2, CA3 are identical and are
equal to 1 000 μF. The load values are: RA = 150 Ω,
ωLA = 110 Ω.
The equations for the variable input parameters
used in the Simulink program are given in Table 2.
They are: angular frequency omega, load inductance
L and load impedance Z. Initial capacitor voltages
Uc1, Uc2, Uc3 are taken from equations (1)–(3).
Fig. 4 shows the simulation results from Simulink
with output voltage Uout, output current Iout, and
capacitor voltages Uc1, Uc2, Uc3. Flying capac-
itor voltages ﬂuctuate around their initial values:
Uc1 = 3/4Udc = 150 V, Uc2 = 1/2Udc = 100 V,
Uc3 = 1/4Udc = 50 V.
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Table 1: Parameter values for the Matlab Simulink pro-
gram in ﬁve-level FCMI
f = 50 network frequency, [Hz]
N = 14 switching triangular carrier
frequency per period,
[number/period]
X = 110 reactance, [Ω]
R = 150 resistance, [Ω]
C = 0.001 clamping capacitor, [F]
Rc = 0.001 resistance of capacitor circuit, [Ω]
Udc = 200 direct voltage source, [V]
Umax = 0.95 amplitude of output voltage, [p.u.]
Table 2: Variable input parameter equations used for the
Matlab Simulink program in ﬁve-level FCMI
Ω = 2 · π · f angular frequency




Uc01 = 3/4Udc initial voltage on the
capacitor C1
Uc02 = 1/2Udc initial voltage on the
capacitor C2
Uc03 = 1/4Udc initial voltage on the
capacitor C3
Fig. 4: Output voltage Uout, output current Iout and ﬂying capacitor voltages Uc1, Uc2 and Uc3 of ﬁve-level FCMI with
a resistive inductive load
Fig. 5: A zoom-in of output voltage Uout, output current Iout and capacitor voltages Uc1, Uc2, Uc3 shown in Fig. 4
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Fig. 5 gives a close look into the results in Fig. 4.
Five-level output voltage is obtained, the output cur-
rent is shifted around 45◦ against the ﬁrst harmonic
of output voltage, and its shape is close to sinu-
soidal. The ﬂying capacitor voltages are stabilized
without any independent sources or additional cir-
cuits.
3 Realization of a ﬁve-level
ﬂying capacitor inverter
3.1 Structural schemes
The one-phase ﬁve-level FCMI with a DC source
30. . . 200 V experimental equipment is in operation in
the laboratory of the Department of Electric Drives
and Traction at CTU. The main purpose is to achieve
the necessary experimental results with the gener-
ated ﬁve-level output voltage Uout and capacitor volt-
ages stabilized. The principal scheme of the Power
part of the one-phase ﬁve-level FCMI is shown in
Fig. 6. The IGBT switch modules are chosen as
main switching elements of IRG4BC20KD type, in-
cluding an International Rectiﬁer anti-parallel diode
(http://www.irf.com). The value of each capacitor is
C1 = C2 = C3 = C = 1 000 μF and the voltage
in each capacitor is distributed as shown in Equa-
tions (1)–(3). The type of load can be selected as
resistive or inductive. The scheme includes Measure-
ment, Drive and Protection, dSPACE BOARD, and
Power circuit.
The structural scheme of the experimental model
has been proposed and also constructed. Fig. 7 shows
the control conception of IGBT drivers and its con-
nection to capacitors C1, C2, C3, load A, all control
boards, all power supplies and dSPACE.
The IGBT driver protects the IGBT in the event
of over-current. It is constructed in four ﬂoors, each
ﬂoor having two drivers: right and left. Each driver
is supplied from a 15 V voltage source that is sup-
plied from 230 V network and converted to 15 V in
the output.
The Drive and Protection board ensures galvanic
separation between dSPACE BOARD and IGBT
driver. It also provides protection for IGBT. When at
least one of IGBT indicates over-current, it switches
oﬀ all the IGBTs and indicates which of them is out
of order.
The measurement part measures the capacitor
voltage and the load current, and converts the ac-
tual values into logic voltage signals compatible with
input of dSPACE.
Fig. 8 shows some details of the experiment proto-
type — the IGBT drivers, the power supplies, the ﬂy-
ing capacitors, the input capacitors and the drive and
protection board. Some of the boards are constructed
as printed circuits, some are soldered in wires. All the
boards are interconnected with wires.
The schemes of the voltage capacitor and the load
current measurement, the IGBT drivers, the drive
and protection board, and pictures of the other de-
vices will be published in the ﬁnal thesis.
Fig. 6: Principal scheme of the single-phase ﬁve-level ﬂy-
ing capacitor inverter that is in the laboratory
Fig. 7: Structural scheme of the experimental model of a
single-phase ﬁve-level ﬂying capacitor inverter
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Fig. 8: Pictures of some experimental prototype details:
1 – IGBT drivers; 2 – Power Supplies 15 V; 3 – ﬂying ca-
pacitor C1; 4 – input capacitors; 5 – drive and protection
board
3.2 Experimental results
The parameters of the ﬁve-level FCMI for experimen-
tal measurements are given in Table 3. The control is
realized using the MATLAB Simulink program, and
also with the same parameters as in the simulation
measurement. Only the ﬁrst three parameters from
Table 3 are controlled in dPSACE. They are: output
frequency f , switching triangular carrier frequency
per period N , and control amplitude output voltage
Umax.
Table 3: Parameter values for the Matlab Simulink pro-
gram in ﬁve-level FCMI for experiment results
f = 50 network frequency, [Hz]
N = 14 switching triangular carrier
frequency per period,
[number/period]
Umax = 0.6 . . . 0.95 amplitude of output
voltage, [p.u.]
X = 110 reactance, [Ω]
R = 150 resistance, [Ω]
Udc = 200 direct voltage source, [V]
The other parameters, e.g. direct voltage source
Udc, resistance RA, inductance LA, capacities C1, C2,
C3, are realized physically in laboratory conditions.
Output voltage Uout is the control parameter, and
it is set in relative units. The maximum value must
be a little less than 1, so that it can be modulated.
Fig. 9 shows experimental results for output volt-
age Uout and output current Iout with control ampli-
tude output voltage Umax = 0.95. Five-level output
voltage is generated. It is in the scale 5 V per division
and the voltage probe has the divider in oscilloscope
1/20. The voltage axis with its values is on the left.
Its amplitude is around ±100 V. The output current
has a curved shape close to sinusoidal and its delay to
the ﬁrst harmonic voltage is around 45◦ because the
load is resistive inductive. The scale of the current is
5 mV per division and its probe divider is 10 mV/A.
The current axis is on the left. The current amplitude
is ±0.5 A.
Fig. 9: Experimental results: 1 – output voltage Uout; 2 –
output current Iout with Umax = 0.95
Fig. 10 shows the experimental results for output
voltage Uout and output current Iout with control am-
plitude output voltage equal to Umax = 0.6. The gen-
erated ﬁve-level output voltage Uout has much nar-
rower pulses than the corresponding voltage in the
previous case. The output current amplitude is al-
most two times lower than the previous amplitude
corresponding to an output voltage value of Uout.
Fig. 10: Experimental results: 1 – output voltage Uout;
2 – output current Iout with Umax = 0.6
Fig. 11 shows the experimental results for capaci-
tor voltages Uc1, Uc2, Uc3 measurement with Umax =
0.95. They are all stabilized same as in the simula-
tion results above the same value. Voltages Uc1 is
stabilized above a value of 150 V, Uc2 is stabilized
above a value of 100 V and Uc3 is stabilized above
50 V, which corresponds with equations (1), (2) and
(3).
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Fig. 11: Experimental results of ﬂying capacitor voltages:
1 – Uc1, 2 – Uc2, 3 – Uc3 with Umax = 0.95
Fig. 12 shows the experimental results of capaci-
tor voltages Uc1, Uc2, Uc3 with the control amplitude
output voltage Umax = 0.6. The capacitor voltages
are all stabilized at the same values as with the con-
trol amplitude output voltage Umax = 0.95 (Fig. 11).
Fig. 12: Experimental results of ﬂying capacitor voltages:
1 – Uc1, 2 – Uc2, 3 – Uc3 with Umax = 0.6
4 Conclusion
A brief description of a ﬁve-level FCMI inverter has
been presented. The principle of ﬁve-level FCMI
function has been presented. A simulation model
of the Inverter with its passive load has been de-
signed and tested. The capacitor voltage in the ﬁve-
level FCMI has been balanced without auxiliary cir-
cuits. Five-level FCMI is practically investigated be-
cause the capacitor voltage is balanced here using
only the control strategy. The simulation results are
conﬁrmed by experimental results realized in ﬁve-
level FCMI. The ﬁve-level output voltage is gener-
ated and the capacitor voltages are stabilized using
the selected control strategy. The experimental mea-
surements are presented for two diﬀerent control out-
put voltage amplitudes Umax, and in both cases the
capacitor voltages are stabilized.
Acknowledgement
Research described in the paper has been supervised
by Prof. J. Pavelka, and has been supported by the
Department of Electric Drives and Traction, FEE
CTU in Prague.
References
[1] Tran, V. T.: Multilevel Inverters for high voltage
drive, PhD thesis, pp. 104–115, Czech Technical
University, Prague, September 2003.
[2] Skvarenina, Timothy L.: The Power Electron-
ics, Handbook, industrial electronic series, 2002,
pp. 6-7–6-15. ISBN 0-8493-7336-0.
[3] Borghetti, G., Carpanto, M., Marchesono, M.,
Tenca, P., Vaccaro, L.: A new balancing tech-
nique with power losses minimization in Diode-
Clamped Multilevel Converters, Universita` degli
Studi di Genova – Dipartimento di Ingegneria
Elettrica, pp. 2, 3, 7–10, Genova, Italy, Septem-
ber 2007.
[4] Nguyen Van Nho, Hong-Hee Lee: Carrier PWM
algorithm for Multileg Multilevel Inverter, De-
partment of Electrical and Electronic Engineer-
ing, HCMUT, Hochiminh, pp. 3–7, Vietnam,
September 2007.
[5] Tran, V. T.: Control strategy for Flying Capaci-
tor Multilevel Inverter, in POSTER 2003 – Book
of Extended Abstracts, (Prague), p. PE30, CTU,
Faculty of Electrical Engineering, May 2003.
[6] Sivkov, O.: Comparison of two types of multilevel
inverters, in Poster 2008, PE3, CTU, Faculty of
Electrical Engineering, pp. 2–4, 6–7, May 2008.
[7] Sivkov, O., Pavelka, J.: Analysis of capacitor di-
viders for Multilevel Inverter, 13-th EPE-PEMC
2008 Conference proceedings, p. 165.
Ing. Oleg Sivkov
Phone: +420 608 415 978
E-mail: ollerrg@seznam.cz
Department of Electric Drives and Traction
Czech Technical University in Prague
Faculty of Electrical Engineering
Technická 2, 166 27 Prague, Czech Republic
80
